PCI Express Bus Mastering Interface Bridge
We proposes a method that uses high speed PCIe buses to reduce FPGA block memory usage, which is limited, in image processing hardware architecture. The general realization method of image processing hardware, which is interlocked with a HOST system, the HOST system memory data is transferred to the FPGA block memory f..
KU056S0488 | 2014-02-04