DDR3 DRAM Memory Controller
The Memory Controller IP is memory interface that targets 1800Mps DDR3 DRAM. This IP does not include the PHY interface and only includes the memory request control logic. This IP is compatible with the PHY interface generated by Xilinx’s MIG. This IP consists of a user interface and a memory controller block. The us..