1GHz CPU Core
As the embedded processor, this IP has 149 Instruction based on the load/store architecture.
This IP has dual-issue in-order superscalar architecture for the instruction parallelism. The scoreboard is designed for dual-rail decode and in-order scheduling.
Also This IP has Branch Prediction (BP) logic with 10-bit GHR ..