Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 15/810 IP Cores
    • 기업 IP
    • M

    PLL 60to300MHz

    The PLL have been developed as phase locked loops in a variety of applications. This PLL generates 60~300MHz clock referenced at 8~20MHz. The output clock frequency is selected by the resister M, N “FOUT = FIN/M*N”

    KC022H0959 | 2018-11-26

    • 대학·연구소 IP
    • P

    Analog PLL

    This 100MHz&125MHz PLL allows implementation of integer-N frequency synthesizers when used with an internal loop filter and external reference frequency. It is designed in 130nm BCDMOS technology for automotive applications and consists of phase and frequency detector(PFD), charge pump(CP), analog loop filter, voltage..

    KU335H0836 | 2016-10-14

    • 대학·연구소 IP
    • T

    PLL_Frequency Synthesizer

    For digital signal processing, frequency synthesizer is required to generate desired clock. A frequency synthesizer is an electronic circuit to generate some range of frequency. Frequency synthesizer is used in many case of digital circuit scheme. For example, DVFS that controls the frequency of the system clock to inc..

    KU462H0770 | 2016-04-18

    • 기업 IP
    • N
    • M
    • T

    Wide Range Integer PLL

    This IP is low power wide range integer phased locked loop IP providing low jitter performance and programmable dividing function. The supporting Fin and Fout frequency is 20 ~ 100MHz and 11MHz ~ 1.0GHz, respectively

    KC145H0680 | 2015-06-16

    • 기업 IP
    • T
    • P

    Spread Spectrum Clock Generator

    Spread Spectrum Clock Generator for Video Data Transmit Reference clock Generation. This SSCG PLL have many outstanding featues. 1. Single Power Supply Only core voltage supply is required for ADT_SS65LP. Internal Analog and Digital Circuitry operates from ore voltage supply. In SoC design, power-plann..

    KC004H0515 | 2014-05-27