Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 5/810 IP Cores
    • 대학·연구소 IP
    • M

    Time out oscillator in FlexRay transceiver

    1) The designed IP is the time out oscillator in FlexRay transceiver. The designed IP consists of bias current circuit, LDO, level shifter, oscillator and timeout circuit. Total bias current is 100uA and operation up to supply voltages of 3.3V. the time out oscillator circuit detects an error signal when the BP or BM s..

    KU423H0883 | 2017-04-20

    • 대학·연구소 IP
    • T

    FlexRay Communication Controller

    Nowadays, the demands of controller automobiles application units have been rapidly increasingly, due of the needs in improving the safety of drivers. Moreover, due to the latest development of mechanical, communication and electronic control units (ECUs). Because of this, a problem arises to compensate equally its dem..

    KU423S0841 | 2016-12-21

    • 대학·연구소 IP
    • T

    32Gbps Optical Transceiver with VCSEL

    A 32Gbps VCSEL-based optical transmitter which is able to reduce the common-mode noise at LDD output current is presented. We also present a single-ended pre-emphasis technique to achieve a current differential signaling. The effective PD for the TIA in the receiver is proposed with 850nm photo detector (PD). The combi..

    KU064H0704 | 2015-09-23

    • 대학·연구소 IP
    • T

    2:1 Serializer for 7.5Gb/s transmitter

    A 7.5Gb/s 2:1 serializer for 7.5Gb/s transmitter is designed in a 0.13um CMOS process. The proposed design is a 7.5Gb/s transmitter with bit-width calibration technique. To compensate the distortion of the duty-cycle, the serializer with bit-width calibration is designed. In the designed transmitter, 3-tap output drive..

    KU064S0187 | 2011-11-05

    • 대학·연구소 IP
    • T

    7.5Gb/s Referenceless Transceiver

    A 7.5Gb/s referenceless transceiver for UHDTV is designed in a 0.13um CMOS process. By applying the dynamic pre-emphasis control and the handshaking clock generators, eye opening and jitter of the clock are enhanced by 39.6% and 40%, respectively. Also an adaptive equalizer with pulse-width comparison is proposed for r..

    KU064S0186 | 2011-10-31