Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 58/810 IP Cores
    • 대학·연구소 IP
    • P

    DC-DC Buck Converter Using Analog Coarse-Fine Self-Tracking Zero-Current Detection Scheme

    This paper proposes a DC-DC buck converter using an analog coarse-fine self-tracking zero-current detection (AST-ZCD) scheme. The AST-ZCD detects the zero-current by measuring the voltage level across a freewheeling transistor. It adjusts the nMOS turn-off time using an amplifier, capacitors, and current sources instea..

    KU127H1027 | 2020-01-14

    • 대학·연구소 IP
    • T

    Energy Harvester

    Energy harvesting assisted self-powered electronics systems are picking up in momentum, due to the fast growing market of the Internet of Things (IoT) sensor networks. Environmental energy harvesting has attracted much attention as a possible power source for remote electronic devices and implanted/embedded electronics..

    KR054H1000 | 2019-11-15

    • 기업 IP
    • N
    • M
    • T

    Low switching noise DC-DC Converter

    This IP is a low switching noise buck dc-dc converter with a spread spectrum clock generator. Depending on the SSCG Control, this dc-dc buck converter changes the switching frequency along with the structure of Sawtooth Generator with Spread Spectrum Clock Generator. Thus it maintains a low noise shaping capability and..

    KC081H0999 | 2019-05-27

    • 기업 IP
    • N
    • T
    • P

    Low Noise Buck DC-DC Converter

    This IP is a low switching noise buck dc-dc converter with a delta-sigma modulator (DSM). Depending on the load current, this dc-dc buck converter changes the sampling frequency along with the structure of DSM between 3rd order and 2nd order loop filters. Thus it maintains a robust noise shaping capability and reduces ..

    KC081H0998 | 2019-05-15

    • 기업 IP
    • M

    POR

    The power on reset consists of a Schmitt trigger and simple logic for forced reset input, which is forced asynchronous reset. Output port is, that means it is high to set flip-flop in particular state.

    KC022H0965 | 2018-12-06