Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 810/810 IP Cores
    • 기업 IP
    • M

    SAR-ADC 12bit

    This IP is a 12-bit, 100kHzSPS analog-to-digital converter (ADC). The device operates from a supply range from 2.7V to 3.6V.Analog Input Range is VDD. The device includes a capacitor based SAR A/D converter with inherent sample and hold. The serial interface in each device is controlled by the SOC and Clock signals. T..

    KC022H0972 | 2018-12-14

    • 대학·연구소 IP
    • M

    CFAR Processor for Radar Signal Processor

    This IP is a CFAR processor for radar signal processor. The environment of radar detection can be modeled as homogeneous and nonhomogeneous. The nonhomogeneous environments usually modeled as multiple target situation and clutter edge situation. Cell average (CA)-CFAR processor is the typical CFAR processor, but it per..

    KU128S0971 | 2018-12-12

    • 대학·연구소 IP
    • M

    Pre-Processor for Radar Signal Processor

    This IP is the pre-processor for radar signal processor, which eliminates DC component, clutter and interference and performs filtering for moving and stationary targets to improve detection accuracy. The preprocessor IP consists of DC removal unit (DRU), Hamming window unit (HWU), moving target indicator (MTI) filt..

    KU128S0970 | 2018-12-12

    • 대학·연구소 IP
    • N
    • M
    • T

    BUS Interface for automotive

    The System Uses SPI(Serial Peripheral Interface Bus) communication to control high-speed automotive LED headlights and to detect errors using I2C(Inter-Integrated Circuit) communication. All Interfaces was designed in Verilog HDL, based on Philips I2C, SPI Standard Mode. The implemented LED controller System was verif..

    KU291S0969 | 2018-12-10

    • 기업 IP
    • M

    USB 1.1 PHY

    The 3.3v USB1.1 device PHY is capable of transmitting and receiving serial data at both full speed (12Mbit/s) and low speed (1.5Mbit/s) data rates. It is designed to meet standard logic to interface with the physical layer of the universal serial bus.

    KC022H0968 | 2018-12-06