Search IP

Home > Search IP

IP Category

Browser by Category
Browser by Foundry
Browser by Technology
  • 기업 IP
  • 대학·연구소 IP
  • N관련된 신규용역가능
  • M수정/가공 판매가능
  • T기술지원 가능
  • P현 상태로만 판매가능
total: 810/810 IP Cores
    • 대학·연구소 IP
    • T

    SCR based ESD Protection circuit with additional implant using skhynix 0.18um process

    ESD protection circuit with SK Hynix 0.18um BCD process for power clamp. The circuit has effective ESD performance by using SCR based Device. Also, the circuit has latch-up immunity as well as small area. The Electrical characteristics of ESD protection circuit are verified by using TLP system and ESD simulator (ESD pu..

    KU302H1031 | 2020-05-22

    • 대학·연구소 IP
    • T

    SCR based ESD Protection circuit with additional NPN path using skhynix 0.18um process

    ESD protection circuit with SK Hynix 0.18um BCD process for power clamp. The circuit has effective ESD performance by using SCR based Device. Also, the circuit has latch-up immunity as well as small area. The Electrical characteristics of ESD protection circuit are verified by using TLP system and ESD simulator (ESD pu..

    KU302H1030 | 2020-05-22

    • 대학·연구소 IP
    • N
    • M
    • T

    LIN(Local Interconnect Network) Controller with AMBA APB Interface

    LIN (local interconnect network) is a standard low-speed serial communication protocol, and it was developed as an efficient sub-bus for automotive electronic modules. LIN controller was implemented in Verilog HDL, based on LIN ver. 2.2A. The implemented LIN controller was verified in FPGA, and it can be supplied as a..

    KU359S1029 | 2020-02-26

    • 대학·연구소 IP
    • N
    • M
    • T

    CAN(Controller Area Network) Controller with AMBA APB Interface

    CAN (Controller Area network) is a robust vehicle bus standard designed to allow microcontrollers and devices to communicate with each others’ applications without a host computer. CAN controller was implemented in Verilog HDL, based on CAN ver. 2.0A. The implemented CAN controller was verified in FPGA, and it can be..

    KU359S1028 | 2020-02-26

    • 대학·연구소 IP
    • P

    DC-DC Buck Converter Using Analog Coarse-Fine Self-Tracking Zero-Current Detection Scheme

    This paper proposes a DC-DC buck converter using an analog coarse-fine self-tracking zero-current detection (AST-ZCD) scheme. The AST-ZCD detects the zero-current by measuring the voltage level across a freewheeling transistor. It adjusts the nMOS turn-off time using an amplifier, capacitors, and current sources instea..

    KU127H1027 | 2020-01-14