40MHz-250MHz FS-PLL IP Code:KC055H0116
Description :
This IP is a Frequency Synthesizer Phase-Locked Loop (PLL) clock synthesizer, implemented in 0.18um Single Poly Quad Metal CMOS process. This core is capable of generating frequency from 40MHz to 250MHz by writing the appropriate values to the PLL dividers
Possession 있음(O) 없음(X)


* IP에 대한 Feature, Foundry, Technology, Application 등 상세 정보는 Summary Sheet에서 제공합니다.
  로그인/회원가입 후 Summary Sheet를 조회하실 수 있습니다.